Title here
Summary here
Custom IP
FPGA to GPU over 100G RoCE: a live beamforming demo
Our open-source RoCE v2 engine streams a simulated 8x8 phased array from a KCU116 straight into GPU memory
November 4, 202620 minutes
Creating a custom AXI-Streaming IP in Vivado
Step-by-step tutorial for building a custom AXI-Streaming FIFO IP in Vivado and testing it with DMA
November 1, 20177 minutes
Creating a custom IP block in Vivado
Tutorial on creating a custom AXI IP block in Vivado with integrated VHDL code on the MicroZed.
August 4, 20148 minutes
Create a Peripheral using the Peripheral Wizard
Build a custom PLB peripheral with the Peripheral Wizard to control LEDs and read DIP switches on the ML505
October 18, 200813 minutes
Integrating a Blackbox into a Peripheral
Integrate a CORE Generator blackbox multiplier (.ngc file) into an EDK peripheral on the ML505
October 18, 200811 minutes
Integrating a VHDL Design into a Peripheral
Integrate VHDL source files into an EDK peripheral using a multiplier example on the ML505
October 18, 200810 minutes
Manually Add a Peripheral to a Project
Learn how to manually add a GPIO peripheral and constraints to an EDK project on the ML505
October 18, 20089 minutes
Integrating a VHDL Design into a Peripheral
Integrate VHDL source files into an EDK peripheral using a multiplier example on the XUPV2P
February 11, 20089 minutes
Create a Simple Timer Peripheral
Build a custom timer peripheral using the Peripheral Wizard to flash LEDs on the XUPV2P board
February 8, 200811 minutes
Integrating a Blackbox into a Peripheral
Integrate a CORE Generator blackbox multiplier (.ngc file) into an EDK peripheral on the XUPV2P
February 8, 200810 minutes